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Abstract- Infinity-variables (oo-variables) have been used to 2
allow symbolic description of any linear active element in an I Gm2G o
admittance matrix. This paper attempts a preliminary 1 m2 +G2
justification for such use of oo-variables. We develop the I2 0m, O GmI V2 (2)
idea of port equivalence and show that oo-variables are a 0 -GmI ° GI +Gm, V3
special case of limit-variables and can be used to imply limits
in a set of matrix equations. We show that the presence of G
oo-variables in an admittance matrix implies the existence of O Gm2G2
matrix equivalences which lead to theorems that provide a F'I] Gm2+G2 VI] (3
means for analysis and synthesis of active circuits. LJ21= GmiGI YLV2 (
Gm, + G1
I. INTRODUCTION The fact that the internal node currents I3 and I4 are zero
Given a digital circuit, it is possible to analyse it using means that the dependent currents are unaffected by these
Boolean algebra in order to identify its logic function. elimination operations which affect only the admittance
Also, it is possible to synthesise a circuit from a logic matrix. Thus the voltage and current vectors in eqns (1) -
specification. Until recently, no such framework existed (3) have a form that can always be inferred from the matrix
for analogue circuits. The admittance matrix is potentially partition lines and hence they do not need to be shown
attractive as a framework because of the elegant way that it explicitly. Since reduction of both the 4 x 4 and 3 x 3
handles passive elements, but for ideal active elements, matrices leads to the same 2 x 2 port matrix, we can
including the transistor and op-amp, there is a problem of describe all three matrices as port equivalent. With this
infinite matrix elements [1], which has led to the modified understanding we can write the following equivalence:
nodal approach [2] or introduction of negative resistors [3],
0 G 0
_Gboth of which increase the admittance matrix dimensions. m2 m2
In 2004, the problem was overcome without increasing the Gm1 0 -GmI 0
admittance matrix dimensions by introducing oo-variables
-GmI 0 G1+Gm, 0(first referred to as linked infinity parameters) [4], a form 0 -G 2 0 G2 +Gm2
of which had been used much earlier [5, 6, 7]. ce-variablesm
have now been used to synthesise a wide variety of active 0 Gm2G2 0 G2G 1
circuits [8 - 13]. This paper develops some ideas underly- Gm2 +G2 0 m
ing ce-variables in order to betterjustify theiruse.|Gm °0 -Gmi - Gm2+211. MATRIX DESCRIPTION OF CIRCUITS L-ml o 'G +Gm GL iZ +GI;
A. Matrix port-equivalence Reversal of the reduction in eqn (4), i.e. matrix expansion,
Consider the example circuit in Fig 2.1. Replacing would constitute circuit synthesis, but there are effective
FETs M1 and M2 by transconductances Cmi and Gm2, we barriers to synthesis, even for this simple example, in not
write the nodal admittance matrix (NAM) by inspection: knowing a priori the precise form of the initial port matrix
-It- ° Gm2 0 -G 2 -- (last matrix in eqn (4)) and the expansion operationsing2o- ab V themselves not being obvious. In order to simplify the
=2 - . . . . -- (: -G ° '1) expressions to enable synthesis to be possible, we
O Gmi 0 G1 +Gmi 0 V3 consider analysis ofthe circuit with ideal transistors.
0 0
-Gm2 0 G2+Gm2- VzG 1 2
Partitio nlines separate variables at the port nodes, Ri,'2, C
VC,V2, from variables at the non-port, or internal nodes, 3 c 2s t
and 4. Currents at internal nodes, 13 and I4, are zero. We b i t s e
can obtain the 2-port description by reducing the matrix
equations using Gaussian elimination: Figd2.1Transistor circuitforcanalysis
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B. Limits ofmatrix equations e.g. in the second matrix, the Y]2 element may be derived
Consider the matrices in eqn (4) that describe the port as follows:
behaviour of the circuit in Fig 2.1. Since the matrices are (m)2 - Im2 Gport-equivalent for any values of transistor gains Gm, and Y12 _
-m2 +m2-> G2 (7)
Gm2, port-equivalence must still apply when we let these G2 +m2 G2 + m2
gains tend to infinity. Setting Gmi, Gm2 - x leads to: where we have taken the limit. However, there is a much
simpler and more direct relationship between the elements
Gm2 0 Gm2 of the matrices in eqn (6). Between the first and second
Gm1 0 -Gm1 0 matrix, the element G2 has moved from row 4 to row 1 and
-GmI 0 iG1 + Gm1 0 then from column 4 to column 2; the rows and columns it
o -Gm2 0 G2 + Gm2 has moved between are the rows and columns occupied by
Gm,, Gm2 (5) the oo-variables ±oIm2. A similar statement applies to the
O G2 1 movement of the element GC between the second and thirdF0 G2 matrix. This suggests that there might exist a theorem
l Gm[0ii:miGI 0 governing the movement of elements in the matrix. Before
-Gm, 0 GI +G,Gmi-> we consider this in the next section, we consider a
where we now use the '-*' symbol instead of '_'. Since the generalisation of the c-variable concept.
last matrix does not contain Gm, or Gm2 and the centre If the oo-variables cemi in the first matrix in eqn (6) are
matrix does not contain Gm2, conditions for these variables replaced by finite variables Gmi we obtain the LH matrix in
do not need to be stated. There is no problem in applying eqn (4). Hence matrices with oo-variables can represent
the limit to the last matrix in eqn (5), since it does not the non-ideal case (with finite values) as well as the ideal
contain Gm, or Gm2, but there is a potential problem for the case where they imply limits on the matrix equations.
first matrix and centre matrix as some of their elements Thus, the limit indicated by a limit-variable is best treated
become infinite. However, the last matrix in eqn (5) as a potential limit that may or may not be actualised. It is
implies that the relationships between the port variables I, convenient to indicate actualisation of the limit by an
I2, V1 and V2 must be finite and since the first and second apostrophe, e.g. cmi instead of °°mi, as in eqns (6) and (7).
matrices must remain port-equivalent to the third matrix in g g
the limit, the property of finite relationships between port 1 2 1 J--2 1 2 1 - 2
variables must apply to all three matrices. Thus, when the G G G G
elements of the matrix tend to infinity, the effect of this is a b c d
to imply finite relationships between the port variables. Fig 3.1 Some simple 2-port circuits
Although we show only the matrices, we treat the limit as
applied over the whole set of associated equations III. THEOREM FOR MATRICES WITHOO-VARIABLES
including the dependent and independent variables. Eqn Consider the 2-port example circuits containing an(5)-right hand (RH) shows that, for ideal transistors, the 2- sort-crcuthe onductane G inuFis 3ona an
port circuit in Fig 2.1 is a negative impedance inverter. ideal short-circuit and a conductance G in Figs 3.1a and c.
We can replace the ideal short-circuits by finite
C. Limit-variables conductances as in Figs 3.1b and d, which allows us to
The limit matrices in eqn (5) for the case of ideal write admittance matrices:
transistors were obtained as limits of corresponding Fl1 1 Fg+G -g1 VI FIIl Fg -g1FV11
matrices in eqn (4). However, it is convenient to work Li2] L- JH-V2-J2 -g g+G-V2 (8)entirely with the limit matrices in eqn (5) without reference inFgs12 gj sbj
to eqn (4). In order to facilitate this, we introduce a special The two circuits in Figs 3.1sa and c are indistinguishable at
type of variable that implies a limit and which we call a their ports and the ideal short-circuit is described by taking
limit-variable. For the case where elements of a matrix a limit with g - o in eqns (8) which can be implied using
contain variable x and the matrix is a limit matrix with x < oo-variables. This leads to a matrix equivalence:
k, we replace each instance of x by the limit-variable F0 1+G -0&F -00
symbol k,. This allows eqn (5) to be written as follows: L- 1 1]L-1+ (9)
o° Im2 0 -°x m2 Parameter G has effectively moved between the rows and
00ml_ -.ml 0 columns occupied by the ±oi elements. Eqn (9) may be
-
. . ..l° -- > regarded as a theorem for matrices containing oo-variables.
0m1 0 Gi+O G + We can see that this theorem is sufficient to obtain the
o -cxl m2 0 G2 + - m2 (6) final matrix in eqn (6) from the first, where C2 is moved
0 G2 °~ from the 4,4 to the 1,2 position making use of parameters|o 1]°|m -1>0 G21 °5m2 and C1 is moved from the 3,3 to the 2,1 position
I--lG1+Oj2Ll making use of parameters OCmi.| .. . ~~~~~~~Threetheorems, one of which is a generalisation of eqn
where the parameters QImi are infinity-variables, or ce- (9), will be discussed in section IV and are the raison d'etre
variables, and the apostrophe will be discussed later. Each fo'h evral prah.Teeterm rvd
matrix in eqn (6) may be derived from its predecessor by straightforward yet polwerful basis for the analysis and
Gaussian elimination and taking limits where necessary, synthesis ofcircuits with ideal active elements.
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In order to explore the nature of the equivalent Iv. GENERAL THEOREMS
matrices in eqn (9), we can write eqns (8) as follows: Theorems for matrices containing oo-variables should
1= (g + G)V1 - gV2 I1 = g(V1 - V2) be as general as possible in order to maximise their scope.(10) Since each of the circuits in Figs 3.1a and c consist of a
'2 =- - 72) '2 =-gV1 +(g+G)V2 conductance G and an ideal short-circuit, the admittance
We can add the two equations: matrix description for the ideal short-circuit is obtained by
II + I2 = GV1 II + I2 = GV2 (11) removing the conductance G in eqn (9):
Then the limit g -\ x may be imposed in eqn (10) by
expressing voltage variable V1 in terms of other variables: 0Ioi -0o0] mr [0i -°°i 1 (15)
1 g0 1 J-0 1 n -°°i °°igG= + G2 - 92Vt = -'1 +122)V2 where the short-circuit is connected between nodes i and j.
Ig+ g+G (12) If symmetry is relaxed, as in eqn (15)-RH, the matrix thenV =
-I2 +V2 e V2 V = --I2+ + V2G > V2 describes the nullor, or ideal transistor or op-amp [4]. The
g g g g- elements in the two rows impose the same constraint (Vi =
In the limit, each row of both matrices in eqn (9) imposes Vj), as do those in the two columns (Im = -I,). We can
the same constraint VI = V2. When this constraint is generalise the description by introducing row and column
substituted into either expression in eqn (11), it yields the scaling factors oc and : while preserving the consistency of
alternative one. Thus the existence of equivalent matrices the new constraints [4]:
is due to the constraint V1 = V2 involving only the ind-
ependent variables (i.e. the voltages). We now generalise.
We consider a non-degenerate circuit with N ports all mF i ->oi (16)
of which are accessible. Such a circuit may be described n L-aci afoo° j
using Belevitch's formalism [14]: Three theorems for equivalent matrices based on eqn (16)
have been found [4, 13]. The first is called the arbitrary
[A B] (13) element theorem [4]; a corollary is called the element shift
theorem and it may be used to obtain the theorem in eqn
where V and I are column vectors of the port voltages and (9). The second theorem [13] applies to two sets of
currents, respectively, and A and B are N x N matrices elements of the type in eqn (16) and allows specific
with finite elements. Although A and B are not unique for movements of the elements. The third theorem [13]
a given circuit, eqn (13) represents an N-dimensional applies also to two sets of o-variable elements and allows
subspace within the 2N-dimensional vector space spanned a third set to beintroduced. These theorems provide
by the port variables V and I which is unique. capability for circuit analysis and synthesis with ideal
It is usual to work with compact circuit descriptions of
the form: V. ELEMENT REPRESENTATIONS
P=MQ (14) For two circuits that do not possess admittance
where M is an N x N matrix which may be finite or matrices (in the usual sense), namely the ideal short-circuit
include oo-variables and may be singular or non-singular, and the nullor, we have shown that admittance matrices
and P and Q are a sub-set and complementary sub-set, using oo-variables may be derived, as in eqn (15). Other
respectively, of the port voltages and currents. P and Q elements that do not (in the usual sense) possess
comprise the dependent and independent variables, admittance matrices are three controlled sources, voltage-
respectively, and define a basis for description of the given controlled voltage, current-controlled voltage and current-
circuit, e.g. the admittance basis, I= YV. Note that the N controlled current, and the impedance converter. Admitt-
linear equations defined by this matrix equation are ance matrix representations for these elements using oo-
independent irrespective of whether M is singular or non- variables are derived in [4]. Equivalent forms obtained
singular. We now consider two distinct cases: using the theorems delineate the ways in which the ideal
1 If the circuit and the basis chosen lead to matrix M in elements may be realised in the non-ideal case [15].
eqn (14) with finite elements, thenM is unique. VI. CIRCUIT SYNTHESIS
2 If the circuit and the basis lead to matrix M in eqn (14)
containing o-variables, then consider division of rows in
reverse the analyss n eqn (6) may be reversed as follows:
eqn (14) containing an oo-variable by that oo-variable. In
such rows, the dependent variable on the LUS will G2 0 1
vanish and we will be left with a set of relationships F0I20 G2
involving only independent variables. Use of such rows LG1 0< _l_°4__m17_
to perform row operations will lead to alternative 0l G1 +°o, jl
equation sets which are still consistent with the original 0 oo 2 0 -° - (17)
basis and hence generate matrix equivalences. l2
Thus for a circuit and representation basis where the circuit | ml__°0 _ I_ml 0___° _
port matrix contains oc-variables, then equivalent matrices -ml 0 G1 +°O'ml 0
describing the same port behaviour must exist. 0° -m2 0G°2+°m2-
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The first matrix is a 2-port admittance matrix for the where we have replaced the limit conductance 02 by a limit
negative impedance inverter. To go to the centre matrix, resistance x2. This example illustrates how 0-variables
we have added a blank row 3 and column 3, which is may be used to overcome matrix singularity caused by
permissible as it corresponds to adding an isolated node: topological incompatibility between a circuit and a chosen
basis. This could be performed using perturbation and
0 GG2 ° G2 0 limits in the usual way, but the use of oo- and 0-variables2 GI 0 m0 G 1+-l ° (18) provides a solution with circuit relevance and context.GI ° F---r -----------7-----O O IO _
-0ml °'0Ml0 A very important use of 0-variables is to handle zero
It may be shown [8] that since the voltage at the isolated pivots in matrices; examples are given in [4, 10 - 13]. The
node is unobservable and its current is zero, we can property that limit-variables may be used in algebra like
introduce a set of oo-variables which link row 3 and regular variables is shared with hyper-real numbers [16].
column 3 to any other row and column; we have chosen
row 2 and column 1 in the RH matrix in eqn (18), in which VIII. CONCLUSIONS
the theorem in eqn (9) allows us to move G1 to the 3,3 We have attempted a justification for the use of oo-
position as in eqn (17)-centre. A similar operation to that variables for analysis and synthesis of circuits containing
in eqn (18) allows us to obtain eqn (17)-RH, which is a ideal active elements. We considered the concept of
circuitNAM yielding the circuit in Fig 2.1. matrix port equivalence and showed that oo-variables can
Once a circuit has been synthesised, its NAM may be be used to imply limits in the corresponding equation set.
used as the basis for practical design; finite gain We showed that when a circuit is described using a basis
parameters for active elements may be introduced, as well that requires elements containing oo-variables, then
as parasitic elements, and the matrix used to optimise the equivalent matrices describing the same circuit exist,
'upe s mt specifications [15 leading to theorems that permit circuit analysis andsynthesis. Finally, zero-variables have a valuable role in
Active circuit synthesis is a large topic and many dealing with topological matrix singularity and zero pivots.
examples exist, including active-RC building blocks [8],
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